United States Patent [19] Eklund

4,811,075

Date of Patent:

Mar. 7, 1989

[54]	нісн vo	LTAGE MOS TRANSISTORS
[75]	Inventor:	Klas H. Eklund, Los Gatos, Calif.
[73]	Assignee:	Power Integrations, Inc., Mountain View, Calif.
[21]	Appl. No.:	41,994
[22]	Filed:	Apr. 24, 1987
[51]	Int. Cl.4	H01L 27/02; H01L 29/78;
[52]	U.S. Cl	H01L 29/80 357/46; 357/22;
[58]		357/23.4; 357/23.8 urch 357/23.8, 23.4, 46, 357/22
[56]		References Cited
	U.S. P	ATENT DOCUMENTS
4	,626,879 12/1 ,628,341 12/1	986 Colak

OTHER PUBLICATIONS

Sze, Physics of Semiconductor Devices Wiley & Sons N.Y. c. 1981 pp. 431-438, 486-491.

Primary Examiner-Andrew J. James


Assistant Examiner-Jerome Jackson Attorney, Agent, or Firm-Thomas E. Schatzel

Patent Number:

ABSTRACT

An insulated-gate, field-effect transistor and a doublesided, junction-gate field-effect transistor are connected in series on the same chip to form a high-voltage MOS transistor. An extended drain region is formed on top of a substrate of opposite conductivity-type material. A top layer of material having a conductivity-type opposite that of the extended drain and similar to that of the substrate is provided by ion-implantation through the same mask window as the extended drain region. This top layer covers only an intermediate portion of the extended drain which has ends contacting a silicon dioxide layer thereabove. The top layer is either connected to the substrate or left floating. Current flow through the extended drain region can be controlled by the substrate and the top layer, which act as gates providing field-effects for pinching off the extended drain region therebetween. A complementary pair of such high-voltage MOS transistors having opposite conductivity-type are provided on the same chip.

7 Claims, 2 Drawing Sheets



U.S. Patent

Mar. 7, 1989

Sheet 1 of 2

4,811,075




Fig.1






Fig.2




U.S. Patent Mar. 7, 1989

Sheet 2 of 2

4,811,075



Fig_4



HIGH VOLTAGE MOS TRANSISTORS

BACKGROUND OF THE INVENTION

1. Field of the Invention

This invention relates generally to high voltage metal-oxide semiconductor (MOS) transistors of the fieldeffect type. More specifically, the transistors can be made as either discrete or integrated devices of either n-channel or p-channel conductivity. The integrated devices can easily be combined with low voltage control logic on the same chip. Further devices of opposite conductivity can be combined in a complementary manner on the same chip.

2. Description of the Prior Art

Self isolation technology is used for making high voltage MOS devices, particularly integrated high voltage devices in combination with low voltage control logic on the same chip. The voltage is sustained by an 20 shown in FIGS. 1 and 2 forming a complementary pair used. Such devices can be considered as an IGFET or MOSFET in series with a single sided JFET. Two of such high voltage devices having opposite conductivity types can be used as a complementary pair on the same 25 chip, with the device having an extended p-type drain being imbedded in an n-well in a p-substrate.

The voltage capability of such high voltage devices is determined by the doping of the substrate, the length of the extended drain region and the net number of 30 charges therein. For optimum performance, the net number of charges should be around 1×10^{12} /cm². Such devices have been used for making display drivers in the one hundred to two hundred volt range, but the current on the same chip. For these devices, a general figure of merit can be determined by the product of RonzA (where Rom is the on-resistance in the linear region and A is the area taken up by the device). For an n-channel 40 device in the voltage range of two hundred fifty to three hundred volts, $R_{on} x A$ is typically 10-15 Ω mm². A discrete vertical D-MOS device in the same voltage range has a figure of merit of 3 Ω mm², but is much more difficult to combine with low voltage control 45 logic on the same chip. Thus, the application of these high voltage devices is restricted to current level below 100 mA, such as display drivers. Even such drivers are more costly due to poor area efficiency of the high voltage devices.

SUMMARY OF THE PRESENT INVENTION

An object of the present invention is to provide a more efficient high voltage MOS transistor.

Another object of the invention is to provide a high 55 voltage MOS transistor that is compatible with five volt

A further object of the invention is to provide a three hundred volt n-channel device with a figure of merit, $R_{on} \times A$, of about 2.0 Ω mm²,

Briefly, the present invention includes an insulated gate, field-effect transistor (IGFET or MOSFET) and a double-sided junction gate field-effect transistor (JFET) connected in series on the same chip to form a high voltage MOS transistor. In a preferred embodiment of 65 the invention, a complementary pair of such high voltage MOS transistors having opposite conductivity type are provided on the same chip.

4,811.075

2

Advantages of the invention include more efficient high voltage MOS transistors, compatibility with five volt logic, and for an n-channel device, voltage capability of three hundred volts with a figure of merit, Ron x A, of about 2.0 Ω mm².

These and other objects and advantages of the present invention will no doubt become obvious to those of ordinary skill in the art after having read the following detailed description of the preferred embodiments which are illustrated in the various drawing figures.

IN THE DRAWINGS

FIG. 1 is a diagrammatic view of a high voltage MOS transistor of the n-channel type embodying the present 15 invention.

FIG. 2 is a diagrammatic view of a high voltage MOS transistor of the p-channel type embodying the present invention

on the same chip.

FIG. 4 is a diagrammatic view of low voltage, C-MOS implemented devices that can be combined on the same chip with the complementary pair of high voltage MOS transistors shown in FIG. 3.

FIG. 5 is a diagrammatic view of a symmetric highvoltage n-channel device wherein the source region and the drain region are similar.

DESCRIPTION OF THE PREFERRED **EMBODIMENT**

Looking now at FIG. 1, an n-channel type, high voltage MOS transistor, indicated generally by refercapabilities of the devices are poor. The main advantage 35 by a silicon dioxide layer 12. A metal source contact 14 and a metal drain contact 16 extend through the silicon dioxide layer to the substrate. A polysilicon gate 17 is positioned between the source contact and the drain contact at a location where the silicon dioxide layer is very thin so that the gate is slightly offset and insulated from the substrate. The polysilicon gate is the gate electrode, and an insulation layer 18 covers the gate and the silicon dioxide layer.

Beneath the source contact 14, a pocket 19 of p+ material and a pocket 21 of n+ material are diffused into the p-substrate 11. The pocket 21 extends from beneath the source contact to the gate 17. Beneath the gate is a threshold voltage implant 22 of p-type material for adjusting the threshold voltage and a punch through 50 implant 23 of p-type material for avoiding punch through voltage breakdown. Beneath the drain contact 16, a pocket 24 of n+ material is diffused into the substrate. An extended drain region 26 of n-material is formed by diffusion or ion implantation on top of the p-substrate, and extends from beneath gate 17 to the pocket 24 and a similar distance to the opposite side of the pocket. A top layer 27 of p- material is provided by ion-implantation through the same mask window as the extended drain region to cover an intermediate portion thereof, while the end portions of the drain region are uncovered to contact the silicon dioxide layer 12. The top layer is either connected to the substrate or left floating.

The gate 17 controls by field-effect the current flow thereunder laterally through the p-type material to the n-type material in the extended drain region 26. Further flow through the extended drain region can be controlled by the substrate 11 and the top layer 27, which

4,811,075

act as gates providing field-effects for pinching off the extended drain region therebetween. Thus, the transistor 10 can be considered as an insulated gate, field-effect transistor (IGFET or MOSFET) connected in series with a double-sided, junction-gate field-effect transistor 5 (JFET). While the insulated gate, field-effect transistor shown is a conventional MOS type, it should be understood that it could also be a lateral D-MOS or a depletion MOS type

3

By adding the top layer 27 over the extended drain 10 region 26 and connecting this top layer to the substrate 11, the net number of charges in the extended drain region can be increased from 1×10¹²/cm² to around 2×10¹²/cm², or approximately double. This drastically reduces the on-resistance of the transistor 10. The pinch 15 off voltage of the extended drain region can be reduced from typically around forty volts to below ten volts. Thus, a conventional short channel, thin gate oxide MOS transistors can be used as the series transistor ing benefits. First, the threshold voltage of a conventional MOS transistor is typically much lower than for a D-MOS device (0.7 volts compared to two four volts for the D-MOS device) and thus, is directly compatible quires an additional power supply of ten to fifteen volts for driving the gate. Second, the conventional MOS transistor has less on resistance and thus, further reduces the total on resistance.

with a depth of one micron or less, the doping density in that layer will be in the range of $5 \times 10^{16} - 1 \times 10^{17}$ /cm³. At doping levels above 10^{16} /cm³, the mobility starts to degrade and a decrease in mobility will increase the critical electrical field for breakdown, thus giving a 35 higher breakdown voltage for fixed geometry. The number of charges in the top layer is around $1\times10^{12}/\text{cm}^2$ and to first order approximation independent of depth.

a voltage capability of three hundred volts with a figure of merit, $R_{on} \times A$, of about 2.0 Ω mm² for the transistor 10. Currently used integrated MOS transistors have a figure of merit of about 10-15 Ω mm², while the best discrete vertical D-MOS devices on the market in a 45 through the substrate between pockets 51 and 52. The similar voltage range have a figure of merit of 3-4 Ω

With reference to FIG. 2, a p-channel type, high voltage MOS transistor is indicated generally by reference numeral 30. Since the layers of substrate, silicon 50 dioxide, and insulation for this transistor are similar to those previously described for transistor 10, they will be given like reference numerals. A p-substrate 11 is covered by a silicon dioxide layer 12 and an insulation layer 18. A metal source contact 31 and a metal drain contact 55 32 extend through the insulation layer and the silicon dioxide layer to an n-well 33 that is embedded in the substrate. A polysilicon gate 34, which is an electrode, is positioned between the source contact and the drain contact at a location where the silicon dioxide layer is 60 very thin so that the gate is slightly offset and insulated from the n-well. The gate and the silicon dioxide layer are covered by the insulation layer 18.

A pocket 35 of n+ type material and a pocket 36 of p+ type material are provided in the n-well 33 beneath 65 the metal source contact 31. The pocket 36 extends to the gate 34. An extended drain region 37 of p-type material is formed in the n-well and extends from be-

neath the gate to a pocket 38 located beneath the drain contact 32, and the extended drain region continues a similar distance on the opposite side of the drain contact. A top layer 39 of n-material is provided by ion-implantation through the same window of the mask as the extended drain region to cover an intermediate portion thereof. The end portions of the extended drain region are uncovered so as to contact the silicon dioxide layer 12. The top layer is either connected to the n-well or left floating.

The gate 34 controls by field-effect the current flow thereunder laterally through the n-type material to the p-type material in the extended drain region 37. Further flow through the extended drain region can be controlled by the n-well 33 and the top layer 39, which act as gates providing field-effects for pinching off the extended drain region therebetween. Thus, the transistor 30 can be considered as an insulated-gate field-effect transistor (IGFET or MOSFET) connected in series instead of a D-MOS device. This results in the follow- 20 with a double-sided, junction-gate field-effect transistor (JFET). The n-well under the extended drain region has to be depleted before breakdown occurs between the p+ drain contact pocket 38 and the n-well.

Looking now at FIG. 3, an n-channel transistor 10, with five volt logic. The D-MOS device usually re- 25 similar to that shown in FIG. 1, and a p-channel transistor 30, similar to that shown in FIG. 2, are shown as a complementary pair on the same substrate 11 and isolated from each other. Since the details of each transistor has been previously described with reference to As the p-type top layer 27 can be made very shallow 30 FIGS. 1 and 2, no further description is considered necessary.

As shown in FIG. 4, low voltage, C-MOS implemented devices 43 and 44 can be combined on the same p-substrate 11 as the high voltage devices 10 and 30, shown in FIG. 3. These low voltage devices enable low voltage logic and analog function to control the high voltage devices. The device 43 is an n-channel type having a source contact 46, a drain contact 47 and a polysilicon gate 48. A p+ pocket 49 and an n+ pocket The combined benefits of the above features result in 40 51 are provided in the p-substrate beneath the source contact. The n+ pocket extends to beneath the gate. An n+ pocket 52 is provided beneath the drain contact. The gate 48 is insulated from the substrate by the silicon dioxide layer 12, but the gate controls the current flow gate is covered by the insulation layer 18. An n-well 53 is provided in the substrate to accommodate the low voltage, p-channel device 44. This device includes a source contact 54, a drain contact 56 and a polysilicon gate 57. An n+ pocket 58 and a p+ pocket 59 are provided in the n-well beneath the source contact and a p+ pocket 61 is provided in the n-well beneath the drain contact. The gate 57 is insulated from the n-well and extends thereabove between pockets 59 and 61.

It should be noted that the term "substrate" refers to the physical material on which a microcircuit is fabricated. If a transistor is fabricated on a well of n or p type material within a primary substrate of opposite type material, the well material can be considered a secondary substrate. Similarly, if a transistor is fabricated on an epitaxial layer or spi-island that merely supports and insulates the transistor, the epitaxial layer or epi-island can be considered a secondary substrate. An epi-island is a portion of an epitaxial layer of one conductivity type that is isolated from the remaining portion of the epitaxial layer by diffusion pockets of an opposite conductivity type. When complimentary transistors are formed on the same chip, the well in which one compli4,811,075

mentary transistor is embedded is formed by the same diffusion as the extended drain region for the other transistor.

FIG. 5 shows a symmetrical n-channel device 63 having a source contact 64 and a drain contact 66. A 5 polysilicon gate 67 is insulated from a substrate 68 by a silicon dioxide layer 69 and the gate is covered by an insulation layer 20. An n-type extended source region 71 is provided beneath the source contact and an n+ type pocket 72. A top layer 73 of p-type material is 10 positioned over an intermediate portion of the extended source region, while the end portions of the extended source region contact the silicon dixode layer thereabove. Beneath the drain contact is an n+ type pocket 74 and an n-type extended drain region 76. A top layer 15 73 of p-type material is positioned over an intermediate portion of the extended drain region and end portions of the extended drain region contact the silicon dioxide layer. An implant 78 of the p-type material is provided under the gate 67 between the extended source region 20 and the extended drain region for sustaining the threshold voltage. A similar implant 79 for sustaining the punch-through voltage is provided beneath the implant 78. Since the symmetrical channel device has both an extended source an an extended drain, the source can 25 sustain the same high potential as the drain. A symmetric p-channel device could be made in a similar way using opposite conductivity type materials.

From the foregoing description, it will be seen that an efficient, high voltage MOS transistor has been provided. This transistor is compatible with five volt logic 30 which easily can be integrated on the same chip. The transistor has a voltage capability of three hundred volts for an n-channel device, and has a figure of merit, $R_{on} \times A$, of about 2.0 Ω mm². The transistor is formed by an insulated-gate field-effect transistor and a double- 35 sided junction-gate field-effect transistor connected in series on the same chip. These transistors can be made as either discrete devices or integrated devices of either n-channel or p-channel conductivity. The integrated devices can be easily combined with low voltage con- 40 trol logic on the same chip. Further devices of opposite conductivity can be combined in a complementary manner on the same chip.

Although the present invention has been described in terms of the presently preferred embodiment, it is to be 45 understood that such disclosure is not to be interpreted as limiting. Various alterations and modifications will no doubt become apparent to those of ordinary skill in the art after having read the above disclosure. Accordingly, it is intended that the appended claims be inter- 50 preted as covering all alterations and modifications as fall within the true spirit and scope of the invention.

1. A high voltage MOS transistor comprising:

I claim:

a semiconductor substrate of a first conductivity type 55 having a surface

- a pair of laterally spaced pockets of semiconductor material of a second conductivity type within the substrate and adjoining the substrate surface,
- a source contact connected to one pocket,
- a drain contact connected to the other pocket, an extended drain region of the second conductivity type extending laterally each way from the drain contact pocket to surface-adjoining positions,
- a surface adjoining layer of material of the first con- 65 ductivity type on top of an intermediate portion of the extended drain region between the drain contact pocket and the surface-adjoining positions,

6 said top layer of material and said substrate being subject to application of a reverse-bias voltage, an insulating layer on the surface of the substrate and covering at least that portion between the source contact pocket and the nearest surface-adjoining position of the extended drain region, and

a gate electrode on the insulating layer and electrically isolated from the substrate region thereunder which forms a channel laterally between the source contact pocket and the nearest surface-adjoining position of the extended drain region, said gate electrode controlling by field-effect the flow of current thereunder through the channel

The high-voltage MOS transistor of claim 1 wherein,

said top layer has a depth of one micron or less. 3. The high-voltage MOS transistor of claim 1

said top layer has a doping density higher than 5×1016/cm³ so that the mobility starts to degrade.

4. The high voltage MOS transistor of claim 1 having one channel conductivity type in combination with a complementary high voltage MOS transistor of an opposite channel conductivity type combined on the same chip and isolated from each other.

5. The high voltage MOS transistor of claim 1 combined on the same chip with a low voltage CMOS im-

plemented device.

- 6. The combination of claim 5 further including,
- a complementary high voltage MOS transistor, and complementary low voltage CMOS implemented
- device on the same chip and isolated from each other
- 7. A high voltage MOS transistor comprising:
- a semiconductor substrate of a first conductivity type having a surface
- a pair of laterally spaced pockets of semiconductor material of a second conductivity type within the substrate and adjoining the substrate surface,

a source contact connected to one pocket, an extended source region of the second conductivity type extending laterally each way from the source

contact pocket to surface-adjoining positions, a surface adjoining layer of material of the first conductivity type on top of an intermediate portion of the extended source region between the surfaceadjoining positions,

said top layer and said substrate being subject to application of a reverse-bias voltage


a drain contact connected to the other pocket,

an extended drain region of the second conductivity type extending laterally each way from the drain contact pocket to surface-adjoining positions,

a surface adjoining layer of material of the first conductivity type on top of an intermediate portion of the extended drain region between the drain contact pocket and the surface-adjoining positions, said top layer of material and said substrate being subject to application of a reverse-bias voltage,

an insulating layer on the surface of the substrate and covering at least that portion between the nearest surface-adjoining positions of the extended source region and the extended drain region, and


a gate electrode on the insulating layer and electrically isolated from the substrate region thereunder which forms a channel laterally between the nearest surface-adjoining positions of the extended source region and the extended drain region, said gate electrode controlling by field-effect the current flow thereunder through the channel.



Ca	ase 1:04-cv-01371-J	JF Docume	nt 173-4	Fil	ed 01/23/	2006	Page 9 of 28
	N B.C.	1/88		Z*9153		4A11075	
	SEMAL NUMBER / 041994	PATENT DATE	7 1989	PATENT NUMBE			,
t,	SERIAL NUMBER FILING D	ATE CLASS	SUBCLASS		DROUPART UNIT	EXAMINER	
	07/041,994 04/24/8	7 357	46	2		JA	KSON
	FKLAS H. EKLUND, LOS	GATOS, CA.	***				
	VERIFIED SOME						
	FOREIGN/PCT APPLIC	ATION\$****	***				
	-99						
I_{I}	FOREIGN FILING LICE!	/		***		** YTITH	
	Foreign priority claimed yes as USC 119 conditions met yes	AS STATE O	R SHEETS TO Y DRWGS. CL	TAL INDI	IMS RECEIVED	DOCKET	¥O.
	THOMAS E. SCHAFEL, 3211 SCOTT BLVD., Q SANTA CLARA, CA 95	STE. 201 W. /	lo fessio	y-a (Corp.	polss-52	W-W
	HIGH VOLTAGE MOS TO	RANSISTORS		J.S. DEPT. of	COMM. Pril. & TM O	Hica PTO-4361	(rov. 10-76)
I A							
И						*,	
ľ	•						· · ·
	PARTS OF APPLICATION SN		-	1. 1.	./		
	NOTICE OF ALLOWANCE MAILED	T 7.	ED FOR ISSUE	8/28/8	Total Claims	LAIMS ALLO	OWED !
	8-25-88	Jerome Ackson Assistant Exeminer	Cocket diere	Morro	1 7		1
	ISSUE FEE Amount Due Date Paid 280- 10/24/6V	, supervisory	TW J. JAMES PATENT EXAM ART UNIT 253-		Sheets Drwg.	DRAWING Fige. Drwg.	
(Firm	Label		CLASSIFICATION Subclass		ISSUE BATCH NUMBER	Lad	
· · · · · · · · · · · · · · · · · · ·	Area	WARNING: The Informal prohibited by Possession o and contracts	the United State utside the U.S. P	s Code Title	be restricted. Una 35, Sections 122, 1 emark Office is rest	81 and 368.	•
	Form P YO -434 ((Au. Arph)						
	or particular and the	and the second	11863年	RAF AF	and the second s	adriana	

TNUMBER	0	RIGINAL CI	SSIFICATION	1	
APPLICATION SERIAL NUMBER	GLASS 35		SUBCLASS 46		
041994		C	ROSS REFEREI	VCE(S)	
APPLICANT'S HAME PLEASE PRINTS	CLASS		SUE IONE SUBCL	CLASS ASS PER BLOCK	· · · · · · · · · · · · · · · · · · ·
Eklund	357	22	23.4	238	
F REISSUE, ORIGINAL PATENT NUMBER				-	
	L			1	+
INTERNATIONAL CLASSIFICATION (INT. CL. 4)			T	1	
HOIL 27/02				1	
HO16 29/78	GROUP A	SISTANT EXAM	NER PLEASE STAMP		
7 7 27 /80	h 15	lerome	Tack	San T	
P10 270		-	ANDREW J.	SARRES.	
IS.	SUE CLASSIF	ICATION SU	PERVISORY PATE	U.S. DEPHAN	ENT OF COMMER

				1									
_			<u> </u>						٠,-,	i demonstr		•	
"	PM PTO-875 EV. 1-89			PATENT.	AND TRADE	OMMERCE MARK OFFICE	SERI	1/1/	99	4	FILING DATE	02	1584
P	ATENT APP	LICATIO RE	ON FEE I	DETE	RMINA	ATION	APPL	CANT (FI	T NAMED	101	Gru	91	
								/-	11111	/ (- 	2N	ang
				С	LAIMS	AS FILE	D - P	ART	SMALL	ENTITY		OTHER	THAN A
FOI	t	NO. FI	LEO	· ··-	NO. EXT	RA			RATE	FEE	ОЯ	RATE	FEE
845	DC FEE	333	No.		4160		12.6		(***************	\$170	-		
тот	AL CLAIMS		18	-20-	· O		3 K K		X4-	•	OR OR	X12-	2340
**	EP. CLAIMS		13	3-	. /	7			×17-		OR	X34-	
0	AULTIPLE DEPENDENT	CLAIM PRESEN	7						жие	•	OR	X110-	•
	the difference in cal. 1 is	less than yers.	onter "0" in cal	. 2					TOTAL	177	OR	TOTAL	
							٠						L
				CLA	UMS A	S AMEN	DED	- PART	r II	-			
	Water State of the Control of the Co	(1)	it et mere		(2)	(3)			SMALL	ENTITY	-	OTHER	THAN A ENTITY
AMENDMENT A		CLAIMS IEMAINING AFTER MENDMENT		HIGH PREV PAI	EST NO. HOUSLY D FOR	PRESE	NT IA		_BATE-	-ADDIT. FEE	OR.	RATE	ADDIT. FEE
Š	TOTAL	7	MINUS	2	10	1-			×5-		1	×10-	
Z	INDEP.	7	MINUS		2	1	\dashv		¥19		↓		
₹	U FIRST PRESENTA		<u> </u>			<u> </u>				<u> </u>	-	x30-	
	1 STATE OF THE SEATE	- CON OF MOLII	PLE DEP. CLAIR	4					+50-	-		+100-	
								ADD	TOTAL IT. FEE	<u> </u>	<u>or</u>	TOTAL	<u>. </u>
	Transition 1		-	•		٠							
AMENDMENT B		CLAIMS EMAINING AFTER . MENDMENT		PREV	ST NO. HOUSLY D FOR	PRESE EXTR	NT A		RATE	ADDIT. FEE	<u>or</u>	RATE	ADOIT. FEE
Š	TOTAL		MINUS	á	0	<u>-</u>	-1		×5-	*		×10-	
ME	MOEP.	2	MINUS		3		-		×15-	•	1	×30~	
⋖	O FIRST PRESENTAT	ION OF MULTIP	LE DEP. CLAIM			*	\dashv		+50-		1		
		·							TOTAL		1 1	+100-	
						-		ADI	NT. FEE	L] <u>or</u>	TOTĂL ·	
MENTC	The second second	CLAIMS MAINING AFTER IENDMENT		HIGHE PREVI PAIC	ST NO. OUSLY OFOR	PRESEN EXTR			RATE	ADDIT. FEE	<u>of</u>	RATE	ADDIT.
ğ	TOTAL		MINUS	be .		-			ж5-	ś		×10-	
AMENDMENT	INDEP.		MINUS	***		- .			x15-	•		x30-	,
	D FIRST PRESENTAT	ION OF MULTIP	LE DEP. CLAIM			•			+50-		1	+100~	
	•							Ann	TOTAL IT. FEE	•	OR	TOTAL	3
. N.	he entry in Col. 1 3s less he "Highest No. Previou	then the entry in sly Paid Far" St	i Cal. 2, write "(Titis-SPACE le	or in Col. 3	0. ainter **20	r*.		AUU	FEE		النت. و	1740.	L



PATENT APPLICATION SERIAL BQ. 1 041994

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE. FEE RECORD SHEET

050 04/30/87 041994

1 201

170.00 CK



170. N 201 41994

Case Docket No. SS-520-01 Date April 20, 1987

THE COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231

Sir:

Transmitted herewith for filing is the patent application of:

Klas H. Eklund

For:

HIGH VOLTAGE MOS TRANSISTORS

heets of d	rawing	formalx	informal	
An as:	signment of the in-			· · · · · · · · · · · · · · · · · · ·
A cer	tified copy applica	stion(s)		-
			_ from which	priority is
		CLAIMS AS FILED		-
	NUMBER FILED	NUMBER EXTRA	RATE	BASIC FEE \$340.00
otal laims	18 -20 =	00	x \$12.00	0
ndependent Laims	3 -3 •	0	x \$34.00	Ω
iltiple De	pendent Claims, if	any	\$110.00	0
			Filin	g Fee \$ 340
A verif	led statement that	this is a filing by	a small ent	ity is attac
ue is lili	y percentum of the	above.	F11 1 1 1	g Fee \$ 170
37 C.F.R.	1.16 and 1.17 which	r authorized to char th may be required of this transmittal is \$170.00;	r credit anv	ional fees a overpayment

Law Offices of THOMAS E. SCHATZEL A Professional Corporation 3211 Scott Boulevard, Suite 201 Santa Clara, CA 95054 (408) 727-7077



PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

To the Commissioner of Patents and Trademarks:

Your petitioner, KLAS H. EKLUND, a citizen of Finland and resident of Los Gatos, California, whose post office address is 243 Mistletoe Road, 95030, prays that letters patent may be granted to him for

HIGH VOLTAGE MOS TRANSISTORS

set forth in the following specification.

15

10

20

25

30



5

10

20

25

W

-1-

High Voltage MOS Transistors

BACKGROUND OF THE INVENTION

Field of the Invention

This invention relates generally to high voltage metal-oxide semiconductor (MOS) transistors of the field-effect type. More specifically, the transistors can be made as either discrete or integrated devices of either n-channel or p-channel conductivity. The integrated devices can easily be combined with low voltage control logic on the same chip. Further devices of opposite conductivity can be combined in a complementary manner on the same chip.

5 Description of the Prior Art

Self isolation technology is used for making high voltage MOS devices, particularly integrated high voltage devices in combination with low voltage control logic on the same chip. The voltage is sustained by an offset gate, as a lightly doped extended drain region is used. Such devices can be considered as an IGFET or MOSFET in series with a single sided JFET. Two of such high voltage devices having opposite conductivity types can be used as a complementary pair the same chip, with the device having an extended p-type drain being imbedded in an n-well in a p-substrate.

The voltage capability of such high voltage devices is determined by the doping of the substrate, the length of the extended drain region and the net number of charges therein. For optimum performance,

:334

the net number of charges should be around lx10¹²/cm². Such devices have been used for making display drivers in the one hundred to two hundred volt range, but the current capabilities of the devices are poor. The main advantage is that low voltage control logic easily can be combined on the same chip. For these devices, a general figure of merit can be determined by the product of RonxA (where Ron is the on-resistance in the linear region and A is the area taken up by the device). For an n-channel device in the voltage range of two hundred fifty to three hundred volts, RonxA is typically 10 - 15Ω mm². A discrete vertical D-MOS device in the same voltage range has a figure of merit of $3\Omega \text{ mm}^2$, but is much more difficult to combine with low voltage control logic on the same chip. Thus, the application of these high voltage devices is restricted to current level below 100 mA, such as display drivers. Even such drivers are more costly due to poor area efficiency of the high voltage

بر

p

LULL

В

SUMMARY OF THE PRESENT INVENTION

25

10

15

20

devices.

An object of the present invention is to provide a more efficient high voltage MOS transistor.

Another object of the invention is to provide a high voltage MOS transistor that is compatible with five volt logic.

. .

A further object of the invention is to provide a three hundred volt n-channel device with a figure of merit, $R_{\rm on}$ x A, of about 2.0 Ω mm²,

10

15

20

35

8 mg

R

Briefly, the present invention includes an insulated gate, field-effect transistor (IGFET or MOSFET) and a double-sided junction gate field-effect transistor (JFET) connected in series on the same chip to form a high voltage MOS transistor. In a preferred embodiment of the invention, a complementary pair of such high voltage MOS transistors having opposite conductivity type are provided on the same chip.

Advantages of the invention include more efficient high voltage MOS transistors, compatibility with five volt logic, and for an n-channel device, voltage capability of three hundred volts with a figure of merit, $R_{\rm OR}$ x A, of about $2.0~\Omega_{\rm NUR}^2$.

These and other objects and advantages of the present invention will no doubt become obvious to those of ordinary skill in the art after having read the following detailed description of the preferred embodiments which are illustrated in the various drawing figures.

IN THE DRAWINGS

25 Fig. 1 is a diagrammatic view of a high voltage MOS transistor of the n-channel type embodying the present invention.

Pig. 2 is a diagrammatic view of a high voltage 30 MOS transistor of the p-channel type embodying the present invention.

Fig. 3 is a diagrammatic view of the transistors shown in Figs. 1 and 2 forming a complementary pair on the same chip.

Fig. 4 is a diagrammatic view of low voltage, C-MOS implemented devices that can be combined on the same chip with the complementary pair of high voltage MOS transistors shown in Fig. 3.

Fig. 5 is a diagrammatic view of a symmetric high-voltage n-channel device wherein the source region and the drain region are similar.

ECL DESCRIPTION OF THE PREFERRED EMBODIMENT

5

15

20

25

30

35

31

Looking now at Fig. 1, an n-channel type, high voltage MOS transistor, indicated generally by reference numeral 10, is formed on a p-substrate 11 covered by a silicon dioxide layer 12. A metal source contact 14 and a metal drain contact 16 extend through the silicon dioxide layer to the substrate. A polysilicon gate 17 is positioned between the source contact and the drain contact at a location where the silicon dioxide layer is very thin so that the gate is slightly offset and insulated from the substrate. The polysilicon gate is the gate electrode, and an insulation layer 18 covers the gate and the silicon dioxide layer.

Beneath the source contact 14, a pocket 19 of p⁺ material and a pocket 21 of n⁺ material are diffused into the p⁻ substrate 11. The pocket 21 extends from beneath the source contact to the gate 17. Beneath the gate is a threshold voltage implant 22 of p-type material for adjusting the threshold voltage and a punch through implant 23 of p-type material for avoiding punch through voltage breakdown. Beneath the drain contact 16, a pocket 24 of n⁺ material is diffused into the substrate. An

15

20

25

30

35

extended drain region 26 of n-material is formed by diffusion or ion implantation on top of the p-substrate, and extends from beneath gate 17 to the pocket 24 and a similar distance to the opposite side of the pocket. A top layer 27 of p- material is provided by ion-implantation through the same mask window as the extended drain region to cover an intermediate portion thereof, while the end portions of the drain region are uncovered to contact the silicon dioxide layer 12. The top layer is either connected to the substrate or left floating.

The gate 17 controls by field-effect the current flow thereunder laterally through the p-type material to the n-type material in the extended drain region 26. Further flow through the extended drain region can be controlled by the substrate 11 and the top layer 27, which act as gates providing field-effects for pinching off the extended drain region therebetween. Thus, the transistor 10 can be considered as an insulated gate, field-effect transistor (IGFET or MOSFET) connected in series with a double-sided, junction-gate field-effect transistor (JFET). While the insulated gate, field-effect transistor shown is a conventional MOS type, it should be understood that it could also be a lateral D-MOS or a depletion MOS type.

By adding the top layer 27 over the extended drain region 26 and connecting this top layer to the substrate 11, the net number of charges in the extended drain region can be increased from $1 \times 10^{12}/\text{cm}^2$ to around $2 \times 10^{12}/\text{cm}^2$, or approximately double. This drastically reduces the on-resistance of the transistor 10. The pinch off

33 j

-6-

voltage of the extended drain region can be reduced from typically around forty volts to below ten volts. Thus, a conventional short channel, thin gate oxide MOS transistors can be used as the series transistor instead of a D-MOS device. This results in the following benefits. First, the threshold voltage of a conventional MOS transistor is typically much lower than for a D-MOS device (0.7 volts compared to two four volts for the D-MOS device) and thus, is directly compatible with five volt logic. The D-MOS device usually requires an additional power supply of ten to fifteen volts for driving the gate. Second, the conventional MOS transistor has less on resistance and thus, further reduces the total on registance.

15

20

10

5

As the p-type top layer 27 can be made very shallow with a depth of one micron or less, the doping density in that layer will be in the range of $5 \times 10^{16} - 1 \times 10^{17}/\text{cm}^3$. At doping levels above $10^{16}/\text{cm}^3$, the mobility starts to degrade and a decrease in mobility will increase the critical electrical field for breakdown, thus giving a higher breakdown voltage for fixed geometry. The number of charges in the top layer is around $1 \times 10^{12}/\text{cm}^2$ and to first order approximation independent of depth.

1334

3314

. 4

3

25 and dep

h 30 jobji Lovjestjih

35

2141064

The combined benefits of the above features result in a voltage capability of three hundred volts with a figure of merit, $R_{\rm OR}$ x A, of about $2.0~\Omega\,{\rm mm}^2$ for the transistor 10. Currently used integrated MOS transistors have a figure of merit of about $10-15~\Omega\,{\rm mm}^2$, while the best discrete vertical D-MOS devices on the market in a similar voltage range have a figure of merit of $3-4~\Omega\,{\rm mm}^2$.

10

15

20

25

30

With reference to Fig. 2, a p-channel type, high voltage MOS transistor is indicated generally by reference numeral 30. Since the layers of substrate, silicon dioxide, and insulation for this transistor are similar to those previously described for transistor 10, they will be given like reference numerals. A p-substrate 11 is covered by a silicon dioxide layer 12 and an insulation layer 18. A metal source contact 31 and a metal drain contact 32 extend through the insulation layer and the silicon dioxide layer to an n-well 33 that is embedded in the substrate. A polysilicon gate 34, which is an electrode, is positioned between the source contact and the drain contact at a location where the silicon dioxide layer is very thin so that the gate is slightly offset and insulated from the n-well. gate and the silicon dioxide layer are covered by the insulation layer 18.

A pocket 35 of n⁺ type material and a pocket 36 of pt type material are provided in the n-well 33 beneath the metal source contact 31. The pocket 36 extends to the gate 34. An extended drain region 37 of p-type material is formed in the n-well and extends from beneath the gate to a pocket 38 located beneath the drain contact 32, and the extended drain region continues a similar distance on the opposite side of the drain contact. A top layer 39 of n-material is provided by ion-implantation through the same window of the mask as the extended drain region to cover an intermediate portion thereof. The end portions of the extended drain region are uncovered so as to contact the silicon dioxide layer 12. The top layer is either connected to the n-well or left floating.

The gate 34 controls by field-effect the current flow thereunder laterally through the n-type material to the p-type material in the extended drain region 37. Further flow through the extended drain region can be controlled by the n-well 33 and the top layer 39, which act as gates providing field-effects for pinching off the extended drain region therebetween. Thus, the transistor 30 can be considered as an insulated-gate field-effect transistor (IGPET or MOSFET) connected in series with a double-sided, junction-gate field-effect transistor (JFET). The n-well under the extended drain region has to be depleted before breakdown occurs between the p + drain contact pocket 38 and the n-well.

15

20

10

Looking now at Fig. 3, an n-channel transistor 10, similar to that shown in Fig. 1, and a p-channel transistor 30, similar to that shown in Fig. 2, are shown as a complementary pair on the same substrate 11 and isolated from each other. Since the details of each transistor has been previously described with reference to Figs. 1 and 2, no further description is considered necessary.

25

30

As shown in Fig. 4, low voltage, C-MOS implemented devices 43 and 44 can be combined on the same p-substrate 11 as the high voltage devices 10 and 30, shown in Fig. 3. These low voltage devices enable low voltage logic and analog function to control the high voltage devices. The device 43 is an n-channel type having a source contact 46, a drain contact 47 and a polysilicon gate 48. A p⁺ pocket 49 and an n⁺ pocket 51 are provided in the p⁻ substrate beneath the source contact. The n⁺ pocket extends to beneath the gate. An n⁺ pocket 52 is provided

10

20

25

30

35

beneath the drain contact. The gate 48 is insulated from the substrate by the silicon dioxide layer 12, but the gate controls the current flow through the substrate between pockets 51 and 52. The gate is covered by the insulation layer 18. An n-well 53 is provided in the substrate to accommodate the low voltage, p-channel device 44. This device includes a source contact 54, a drain contact 56 and a polysilicon gate 57. An n⁺ pocket 58 and a p⁺ pocket 59 are provided in the n-well beneath the source contact and a p⁺ pocket 61 is provided in the n-well beneath the drain contact. The gate 57 is insulated from the n-well and extends thereabove between pockets 59 and 61.

Sust al 15

Fig. 5 shows a symmetrical n-channel device 63 having a source contact 64 and a drain contact 66. A polysilicon gate 67 is insulated from a substrate 68 by a silicon dioxide layer 69 and the gate is covered by an insulation layer 20. An n-type extended source region 71 is provided beneath the source contact and an n⁺ type pocket 72. A top layer 73 of p-type material is positioned over an intermediate portion of the extended source region, while the end portions of the extended source region contact the silicon dixode layer thereabove. Beneath the drain contact is an n^+ type pocket 74 and an n-type extended drain region 76. A top layer 72 of p-type material is positioned over an intermediate portion of the extended drain region and end portions of the extended drain region contact the silicon dioxide layer. An implant 78 of the p-type material is provided under the gate 67 between the extended source region and the extended drain region for sustaining the threshold voltage. A similar implant 79 for sustaining the

x/

punch-through voltage is provided beneath the implant 78. Since the symmetrical channel device has both an extended source an an extended drain, the source can sustain the same high potential as the drain. A symmetric p-channel device could be made in a similar way using opposite conductivity type materials.

From the foregoing description, it will be seen that an efficient, high voltage MOS transistor has been provided. This transistor is compatible with five wolt logic which easily can be integrated on the same chip. The transistor has a voltage capability of three hundred volts for an n-channel device, and has a figure of merit, $R_{on} \times A$, of about 2.0 Ωmm^2 .

The transistor is formed by an insulated-gate 15 field-effect transistor and a double-sided junction-gate field-effect transistor connected in series on the same chip. These transistors can be made as either discrete devices or integrated devices of either n-channel or p-channel conductivity. The integrated devices can be easily combined with low voltage control logic on the same chip. Further devices of opposite conductivity can be combined in a complementary manner on the same chip.

Although the present invention has been described in terms of the presently preferred embodiment, it is to be understood that such disclosure is not to be interpreted as limiting. Various alterations and modifications will no doubt become apparent to those of ordinary skill in the art after having read the above disclosure. Accordingly, it is intended that the appended claims be interpreted as covering all

35

30

5

10

20

25